

SANYO Semiconductors

APPLICATION NOTE An ON Semiconductor Company



Bi-CMOS LSI PWM Constant-Current Control Stepping Motor Driver

Overview

The LV8729V is a PWM current-controlled micro step bipolar stepping motor driver.

This driver can do eight ways of micro step resolution of 1/128 step from Full step, and can drive simply by the CLK input.


Features

- Single-channel PWM current control stepping motor driver.
- BiCDMOS process IC.
- Output on-resistance (upper side : 0.35Ω ; lower side : 0.3Ω ; total of upper and lower : 0.65Ω ; Ta = 25°C, I $_{\Omega}$ = 1.8A)
- Full, Half, Quarter, 1/8, 1/16, 1/32, 1/64, 1/128 Step are selectable.
- Advance the excitation step with the only step signal input.
- Available forward reverse control.
- Over current protection circuit.
- Thermal shutdown circuit.
- Input pull down resistance.
- With reset pin and enable pin.

Typical Applications

- · Security camera
- Projector
- Stage Lighting
- Industrial Printer

Pin Assignment




Top view


Package Dimensions

unit : mm (typ) 3333





Mounting Pad Sketch




Reference symbol	SSOP44K(275mil)
еE	7.00
е	0.65
b3	0.32
11	1.00
Х	(4.7)
Y	(3.5)

(Unit:mm)

Caution: The package dimension is a reference value, which is not a guaranteed value.

Block Diagram



Specifications

Absolute Maximum Ratings at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	VM max		36	V
Maximum output peak current	IO max		1.8	Α
Maximum logic input voltage	VIN max		6	V
Maximum VREF input voltage	VREF max		6	V
Maximum MO input voltage	V _{MO} max		6	V
Maximum DOWN input voltage	V _{DOWN} max		6	V
Allowable power dissipation	Pd max	*	3.85	W
Operating temperature	Topr		-30 to +85	°C
Storage temperature	Tstg		-55 to +150	°C


* Specified circuit board : 90.0mm×90.0mm×1.6mm, glass epoxy 2-layer board, with backside mounting.


Allowable Operating Ratings at Ta = $25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage range	VM		9 to 32	V
Logic input voltage	VIN		0 to 5	V
VREF input voltage range	VREF		0 to 3	V

Electrical Characteristics at Ta = 25° C, VM = 24V, VREF = 1.5V

Deremeter	Symbol	Conditions		Ratings		Unit
Parameter	Symbol	Conditions	min	typ	max	Unit
Standby mode current drain	IMst	ST = "L"		70	100	μA
Current drain	IM	ST = "H", OE = "H", no load		3.3	4.6	mA
Thermal shutdown	TSD	Design guarantee	150	180	200	°C
temperature						
Thermal hysteresis width	∆TSD	Design guarantee		40		°C
Logic pin input current	IINL	V _{IN} = 0.8V	3	8	15	μA
	IINH	$V_{IN} = 5V$	30	50	70	μA
Logic high-level input voltage	VINH		2.0			V
Logic low-level input voltage	VINL				0.8	V
Chopping frequency	Fch	Cosc1 = 100pF	70	100	130	kHz
OSC1 pin charge/discharge current	losc1		7	10	13	μA
Chopping oscillation circuit	Vtup1		0.8	1	1.2	V
threshold voltage	Vtdown1		0.3	0.5	0.7	V
VREF pin input voltage	Iref	VREF = 1.5V	-0.5			μA
DOWN output residual voltage	V _O 1DO WN	Idown = 1mA		40	100	mV
MO pin residual voltage	V _O 1MO	Imo = 1mA		40	100	mV
Hold current switching frequency	Fdown	Cosc2 = 1500pF	1.12	1.6	2.08	Hz
Hold current switching	Vtup2		0.8	1	1.2	V
frequency threshold voltage	Vtdown2		0.3	0.5	0.7	V
VREG1 output voltage	Vreg1		4.7	5	5.3	V
VREG2 output voltage	Vreg2	V _{M=24V}	18	19	20	V
Output on-resistance	Ronu	I _O = 1.8A, high-side ON resistance		0.35	0.455	Ω
	Rond	I _O = 1.8A, low-side ON resistance		0.3	0.39	Ω
Output leakage current	lOleak	V _M = 36V			50	μA
Diode forward voltage	VD	I _D = -1.8A		1	1.4	V
Current setting reference voltage	VRF	VREF = 1.5V, Current ratio 100%	0.285	0.3	0.315	V





Pin F	unctions		
Pin No.	Pin Name	Pin Function	Equivalent Circuit
7 8 9	MD1 MD2 MD3	Excitation mode switching pin Excitation mode switching pin Excitation mode switching pin	VREG10
10	OE	Output enable signal input pin	▲ ↓ ↓ ↓
10	RST		└────└───
		Reset signal input pin	¥ '
13 14	FR STP	Forward / Reverse signal input pin	
14	317	Step clock pulse signal input pin	GND ○ GND
6	ST	Chip enable pin.	VREG1 0
	OUTOD		
23, 24	OUT2B	Channel 2 OUTB output pin.	3839
25	PGND2	Channel 2 Power system ground	28,29
28, 29	V _M 2	Channel 2 motor power supply	
		connection pin.	
30, 31	RF2	Channel 2 current-sense resistor	
		connection pin.	│ │ ─→॑॑॑॑॑ 本 ┶॑॑→── │ │ │
32, 33	OUT2A	Channel 2 OUTA output pin.	
34, 35	OUT1B	Channel 1 OUTB output pin.	43(44) 34(35)
36, 37	RF1	Channel 1 current-sense resistor	
		connection pin.	
38, 39	V _M 1	Channel 1 motor power supply pin.	│ │ │ ^ſ ┐¶ ┦┌┤` │ │ │
42	PGND1	Channel 1 Power system ground	
43, 44	OUT1A	Channel 1 OUTA output pin.	
			GND → 4 25(42 → 4 500Ω + 4 36(37) 30(31)
21	VREF	Constant-current control reference voltage input pin.	

Continued on next page.

§ 65kΩ § 35kΩ
≩ 35kΩ
≩ 35kΩ
≩ 35kΩ
→ _
ר ₱
•
•
¬ ▲
≶ 78k Ω
≶ 26kΩ
•
Ă
¥
Ă
-
•
$\dot{\ominus}$
Ÿ
↓
ļ
≷500Ω
•

Reference describing operation

(1) Stand-by function

When ST pin is at low levels, the IC enters stand-by mode, all logic is reset and output is turned OFF. When ST pin is at high levels, the stand-by mode is released.

(2) STEP pin function


STEP input advances electrical angle at every rising edge (advances step by step).

In	out	Operating mode
ST	STP	Operating mode
Low	*	Standby mode
High		Excitation step proceeds
High		Excitation step is kept

STEP input MIN pulse width (common in H/L): 500ns (MAX input frequency: 1MHz) However, constant current control is performed by PWM during chopping period, which is set by the capacitor connected between OSC1 and GND. You need to perform chopping more than once per step. For this reason, for the actual STEP frequency, you need to take chopping frequency and chopping count into consideration.

For example, if chopping frequency is $50kHz (20\mu s)$ and chopping is performed twice per step, the maximum STEP frequency is obtained as follows: $f = 1/(20\mu s \times 2) = 25kHz$.

(3) Input timing





TstepH/TstepL : Clock H/L pulse width (min 500ns) Tds : Data set-up time (min 500ns) Tdh : Data hold time (min 500ns)

(4) Excitation setting method

Set the micro step resolution setting as shown in the following table by setting MD1 pin, MD2 pin and MD3 pin.

	Input		Micro step	Excitation	Initial p	osition
MD3	MD2	MD1	resolution	mode	1ch current	2ch current
Low	Low	Low	Full Step	2-phase	100%	-100%
Low	Low	High	Half Step	1-2 phase	100%	0%
Low	High	Low	Quarter Step	W1-2 phase	100%	0%
Low	High	High	1/8 Step	2W1-2 phase	100%	0%
High	Low	Low	1/16 Step	4W1-2 phase	100%	0%
High	Low	High	1/32 Step	8W1-2 phase	100%	0%
High	High	Low	1/64 Step	16W1-2 phase	100%	0%
High	High	High	1/128 Step	32W1-2 phase	100%	0%

The initial position is also the default state at start-up and excitation position at counter-reset in each Micro step resolution.

(5) Position detection monitoring function

The MO position detection monitoring pin is of an open drain type. When the excitation position is in the initial position, the MO output is placed in the ON state. (Refer to "Examples of current waveforms in each of the excitation modes.")

(6) Output current setting

Output current is set shown below by the VREF pin (applied voltage) and a resistance value between RF1(2) pin and GND.

IOUT = (VREF / 5) / RF1 (2) resistance

* The setting value above is a 100% output current in each micro step resolution.

(Example) When VREF = 1.1V and RF1 (2) resistance is 0.22 Ω , the setting is shown below. IOUT = (1.1V / 5) / 0.22 Ω = 1.0A

If VREF is open or the setting is out of the recommendation operating range, output current will increase and you cannot set constant current under normal condition. Hence, make sure that VREF is set in accordance with the specification.

However, if current control is not performed (if the IC is used without saturation drive or current limit) make sure that the setting is as follows: VREF=5V or VREF=VREG1

(7) Output enable function

When the OE pin is set Low, the output is forced OFF and goes to high impedance. However, the internal logic circuits are operating, so the excitation position proceeds when the STP is input. Therefore, when OE pin is returned to High, the output level conforms to the excitation position proceeded by the STP input.

OE	Operating mode
High	Output ON
Low	Output OFF




Figure 12. Output enable function timing chart

(8) Reset function

When the RST pin is set Low, the output goes to initial mode and excitation position is fixed in the initial position for STP pin and FR pin input. MO pin outputs at low levels at the initial position. (Open drain connection)

RST	Operating mode
High	Normal operation
Low	Reset state




Figure 13. Reset function timing chart

(9) Forward / reverse switching function

FR	Operating mode
Low	Clockwise (CW)
High	Counter-clockwise (CCW)




Figure 14.Forward/Reverse switching function timing chart

The internal D/A converter proceeds by a bit on the rising edge of the step signal input to the STP pin. In addition, CW and CCW mode are switched by FR pin setting.

In CW mode, the channel 2 current phase is delayed by 90° relative to the channel 1 current. In CCW mode, the channel 2 current phase is advanced by 90° relative to the channel 1 current.

(10) EMO, DOWN output pin

The output pin is open -drain connection. When it becomes prescribed, it turns on, and each pin outputs the Low level.

Pin state	EMO	DOWN	
Low	At detection of over-current	nt Holding current state	
OFF	Normal state	Normal state	

(11) Chopping frequency setting function

Chopping frequency is set as shown below by a capacitor between OSC1 pin and GND. $Fcp = 1 / (Cosc1 / 10 \times 10^{-6}) (Hz)$

(Example) When Cosc1 = 180pF, the chopping frequency is shown below. Fcp = 1 / (180×10^{-12} / 10×10^{-6}) = 55.5(kHz)

The higher the chopping frequency is, the greater the output switching loss becomes. As a result, heat generation issue arises.

The lower the chopping frequency is, the lesser the heat generation becomes. However, current ripple occurs.

Since noise increases when switching of chopping takes place, you need to adjust frequency with the influence to the other devices into consideration. The frequency range should be between 40kHz and 125kHz.

(12) Open-drain pin for switching holding current

The output pin is an open-drain connection.

This pin is turned ON when no rising edge of STP between the input signals while a period determined by a capacitor between OSC2 and GND, and outputs at low levels.

The open-drain output in once turned ON, is turned OFF at the next rising edge of STP.


Holding current switching time (Tdown) is set as shown below by a capacitor between OSC2 pin and GND.

Tdown = $Cosc2 \times 0.4 \times 10^9$ (s)

(Example) When Cosc2 = 1500pF, the holding current switching time is shown below.

Tdown = 1500pF x $0.4 \times 10^9 = 0.6$ (s)

LV8729V



(13) Output current vector locus (one step is normalized to 90 degrees)

Current setting ratio in each micro step resolution

STEP	1/12 (%			64 %)	1/: (%	32 6)	1/ ⁻ (%			1/8 [%)		arter %)		alf %)	Fi (%	
	1ch	2ch	1ch	2ch	1ch	2ch	1ch	2ch	1ch	2ch	1ch	2ch	1ch	2ch	1ch	2ch
θ0	100	0	100	0	100	0	100	0	100	0	100	0	100	0		
θ1	100	1														
θ2	100	2	100	2												
θ3	100	4														
θ4	100	5	100	5	100	5										
θ5	100	6														
θ6	100	7	100	7												
θ7	100	9														
θ8	100	10	100	10	100	10	100	10								
θ9	99	11														
θ10	99	12	99	12												
θ11	99	13														
θ12	99	15	99	15	99	15										
θ13	99	16														
θ14	99	17	99	17												
θ15	98	18														
θ16	98	20	98	20	98	20	98	20	98	20						
θ17	98	21														
θ18	98	22	98	22												
θ19	97	23														
θ20	97	24	97	24	97	24										
θ21	97	25														
θ22	96	27	96	27												
θ23	96	28														
θ24	96	29	96	29	96	29	96	29								
θ25	95	30														


Continued on next page.

Continue	ed from p	receding	page.								-		-			
0755	1/128 1/64 EP (%) (%)			1/32			16	1/8 (%)		Quarter		Half			ull	
STEP	(% 1ch	1	(% 1ch	6) 2ch	(% 1ch	%) 2ch	(% 1ch	6) 2ch	(% 1ch	%) 2ch	(° 1ch	%) 2ch	(% 1ch	%) 2ch	(% 1ch	%) 2ch
θ26	95	2ch 31	95	31	TCH	2011	TCH	2011	TCH	2011	TCH	2011	TCH	2011	TCH	2011
θ27	95	33		-												
θ28	94	34	94	34	94	34										
θ29	94	35														
θ30 θ31	93 93	36 37	93	36												-
θ32	92	38	92	38	92	38	92	38	92	38	92	38				
θ33	92	39	-													
θ34	91	41	91	41												
θ35	91	42														<u> </u>
θ36 θ37	90 90	43 44	90	43	90	43										· · · · ·
θ37 θ38	90 89	44	89	45												+ +
θ39	89	46	00	10												
θ40	88	47	88	47	88	47	88	47								
θ41	88	48														
θ42	87	49	87	49												
θ43 θ44	86 86	50 51	86	51	86	51										<u>├</u>
θ44 θ45	86 85	51 52	00	51	00	51										+
θ46	84	53	84	53												
θ47	84	55														
θ48	83	56	83	56	83	56	83	56	83	56						<u> </u>
θ49 050	82	57		50												-
θ50 θ51	82 81	58 59	82	58												-
θ52	80	60	80	60	80	60										
θ53	80	61														
θ54	79	62	79	62												
θ55	78	62														<u> </u>
θ56 θ57	77 77	63 64	77	63	77	63	77	63								· · · · ·
θ58	76	65	76	65												
θ59	75	66	10	00												1
θ60	74	67	74	67	74	67										
θ61	73	68														
<u>θ62</u>	72	69	72	69												ļ
θ63 θ64	72 71	70 71	71	71	71	71	71	71	71	71	71	71	71	71	100	100
θ65	70	72	71	71	71	71	71	71	71	71	71	71	71	71	100	100
θ66	69	72	69	72												
θ67	68	73														
068	67	74	67	74	67	74										<u> </u>
069 070	66 65	75 76	CE.	76												
θ70 θ71	65 64	76 77	65	76												<u>├</u> ──┤
θ72	63	77	63	77	63	77	63	77								
θ73	62	78														
θ74	62	79	62	79												
θ75 070	61	80	~~	~~	~~											
θ76 θ77	60 59	80 81	60	80	60	80										
θ77 θ78	59 58	81	58	82												
θ79	57	82														
θ80	56	83	56	83	56	83	56	83	56	83						
θ81	55	84														ļ]
θ82 002	53	84	53	84												<u> </u>
θ83 θ84	52 51	85 86	51	99	51	96										
084 085	51 50	86 86	51	86	51	86										
θ86	49	87	49	87		1										<u> </u>
θ87	48	88														
088	47	88	47	88	47	88	47	88								ļ!
089	46	89		~~												<u> </u>
090	45	89	45	89										Continu		L


Continued on next page.


0755		128		64		32		16		/8		arter		alf		ull
STEP		%)		%)		%)		%)		%)		%)		%)		%)
004	1ch	2ch	1ch	2ch	1ch	2ch	1ch	2ch	1ch	2ch	1ch	2ch	1ch	2ch	1ch	2ch
091	44	90	10		10											
092	43	90	43	90	43	90										
093	42	91														
094	41	91	41	91												
095	39	92	- 20	00	00	00	00	00	20		20	00				
096	38	92	38	92	38	92	38	92	38	92	38	92				
097	37	93														
000	36	93	36	93												
099	35	94	0.4		0.4											
0100	34	94	34	94	34	94										
0101	33	95		05												
θ102	31	95	31	95												
0103	30	95					00									
θ104	29	96	29	96	29	96	29	96								
θ105	28	96	07													
0106	27	96	27	96												
θ107	25	97	~ (~ .											
0108	24	97	24	97	24	97										
0109	23	97														
θ110	22	98	22	98												
θ111	21	98														
θ112	20	98	20	98	20	98	20	98	20	98						
0113	18	98	47													
0114	17	99	17	99												
θ115 0110	16	99 99	45	00	45	00										
0116	15		15	99	15	99										
θ117 0119	13 12	99 99	10	00						<u> </u>						
<u>θ118</u> θ119	12	99 99	12	99						<u> </u>						
θ119 θ120		99 100	10	100	10	100	10	100		<u> </u>						
	10		10	100	10	100	10	100		<u> </u>						<u> </u>
θ121 θ122	9 7	100 100	7	100						<u> </u>						
θ122 θ123		100	/	100						<u> </u>						
	6		5	100	-	100				<u> </u>				<u> </u>		<u> </u>
θ124 θ125	5	100	5	100	5	100				<u> </u>						
	4	100	2	100						<u> </u>						
θ126 0127	2	100	2	100						<u> </u>				<u> </u>		<u> </u>
<u>θ127</u> θ128	1 0	100 100	0	100	0	100	0	100	0	100	0	100	0	100		<u> </u>

(14) Current wave example in each micro step resolution. Full Step (CW)





Half Step (CW)






1/8 Step (CW)








(15) Current control operation

(Sine-wave increasing direction)



Each of current modes operates with the follow sequence.

[•] The IC enters CHARGE mode at a rising edge of the chopping oscillation. (A period of CHARGE mode (Blanking Time) is forcibly present in approximately 1µs, regardless of the current value of the coil current (ICOIL) and set current (IREF)).

[.] In a period of Blanking Time, the coil current (ICOIL) and the setting current (IREF) are compared.

If an ICOIL < IREF state exists during the charge period:

The IC operates in CHARGE mode until ICOIL \geq IREF. After that, it switches to SLOW DECAY mode and then switches to FAST DECAY mode in the last approximately 1µs of the period. If no ICOIL < IREF state exists during the charge period:

The IC switches to FAST DECAY mode and the coil current is attenuated with the FAST DECAY operation until the end of a chopping period.

The above operation is repeated. Normally, in the sine wave increasing direction the IC operates in SLOW (+ FAST) DECAY mode, and in the sine wave decreasing direction the IC operates in FAST DECAY mode until the current is attenuated and reaches the set value and the IC operates in SLOW (+ FAST) DECAY mode.




Figure 17. Output transistor operation sequence

This IC controls constant current by performing chopping to output transistor.

As shown above, by repeating the process from 1 to 6, setting current is maintained.

Chopping consists of 3 modes: Charge/ Slow decay/ Fast decay. In this IC, for switching mode (No.2, 4, 6), there are "off period" in upper and lower transistor to prevent crossover current between the transistors. This off period is set to be constant ($\approx 0.375\mu$ s) which is controlled by the internal logic. The diagrams show parasitic diode generated due to structure of MOS transistor. When the transistor is off, output current is regenerated through this parasitic diode.

Output Transistor Operation Function

OUTA→OUTB (CHA	ARGE)		
Output Tr	CHARGE	SLOW	FAST
U1	ON	OFF	OFF
U2	OFF	OFF	ON
L1	OFF	ON	ON
L2	ON	ON	OFF

OUTB→OUTA (CHARGE)

Output Tr	CHARGE	SLOW	FAST
U1	OFF	OFF	ON
U2	ON	OFF	OFF
L1	ON	ON	OFF
L2	OFF	ON	ON




Figure 20. Sine wave decreasing direction

Figure 19. Sine wave increasing direction




Figure 21. Constant current control waveform (Stationary state)

Motor current switches to Fast Decay mode when triangle wave (CHOP) switches from Discharge to Charge. Approximately after 1µs, the motor current switches to Charge mode. When the current reaches to the setting current, it is switched to Slow Decay mode which continues over the Discharge period of triangle wave.

(17) Blanking period

If, when exercising PWM constant-current chopping control over the motor current, the mode is switched from decay to charge, the recovery current of the parasitic diode may flow to the current sensing resistance, causing noise to be carried on the current sensing resistance pin, and this may result in erroneous detection. To prevent this erroneous detection, a blanking period is provided to prevent the noise occurring during mode switching from being received. During this period, the mode is not switched from charge to decay even if noise is carried on the current sensing resistance pin.

It is approximately 1µs in the blanking time for this IC.




Figure 22.Blanking time waveform

(18) Micro step mode switching operation

When Micro step mode is switched while the motor is rotating, each drive mode operates with the following sequence.

If you switch Microstepping mode while the motor is driving, the mode setting will be reflected from the next STEP and the motor advances to the position shown in the following.

1. Microstepping (1/128-, 1/64-, 1/32-, 1/16-, 1/8-, Quarter-. Half-step)

 \rightarrow Microstepping (1/128-, 1/64-, 1/32-, 1/16-, 1/8-, Quarter-. Half-step) When a microstepping switches to the next microstepping, the excitation position is switched to the next corresponding step angle of the next microstepping mode.

e.g.) When the rotation direction is forward at 1/8-step, and if you switch to 1/128-step ($\theta 16 - \theta 47$), the step angle is set to θ 48 at the next step.

When the rotation direction is forward at 1/128 step. If you switch to 1/8-step (θ 48), the step angle is set to θ49 at the next step.

2. Microstepping (1/128-, 1/64-, 1/32-,1/16-,1/8-,Quarter-.Half-step) → Full-step

When a microstepping switches to the full-step, the excitation position is switched to full-step angle of the present quadrant. Caution is required when switching from 064 or higher step angle of microstepping position to full-step.

- e.g.) When the rotation direction is forward at 1/16 step ($\theta 0 \theta 124$) and if you switch to full-step, the step angle is set to 064' at the next step.
 - When the rotation direction is forward at 1/16 step (θ 128) and if you switch to full-step, the step angle is set to $-\theta 64'$ at the next step.


3. Full-step → Micro step (1/128-, 1/64-, 1/32-, 1/16-, 1/8-, Quarter-. Half-step) When full step switches to microstepping, the excitation position is switched to the next corresponding step angle.

e.g.) When the rotation direction is forward at Full step ($\theta 64'$) and if you switch to Quarter-step, the step angle is set to 096 at the next step.

(Please refer to the step angle on p.13-15 for the description on " θ *".)

Micro step mode switching operation

• Micro step \rightarrow Micro step VM=24V , VDD=5V VREF=1.1V , RNF=0.22 Ω PS=High , OE=High , RST=High , fSTEP=400Hz








Figure24. Micro step(quarter step) \rightarrow Micro step(1/8step) MD2=High , MD3=Low

• Micro step \rightarrow Full step , Full step \rightarrow Micro step VM=24V , VDD=5V VREF=1.1V , RNF=0.22 Ω PS=High , OE=High , RST=High , fSTEP=200Hz



Output short-circuit protection function


(1) Output short-circuit detection operation



LV8729V


(2) Output short-circuit protection detect current (Reference value)


Short protector operates when abnormal current flows into the output transistor.



(3) Timer latch period

Built-in output short-circuit protection circuit makes output to enter in stand-by mode. This function prevents the IC from damaging when the output shorts circuit by a voltage short or a ground short, etc. When output short state is detected for 2μ s, short-circuit detection circuit state the operating and output is once turned OFF. Subsequently, the output is turned ON again after the timer latch period (typ. 256µs). If the output remains in the short-circuit state, turn OFF the output, fix the output to the wait mode, and turn ON the EMO output. When output is fixed in stand-by mode by output short protection circuit, output is released the latch by setting ST = "L".





(4) Unusual condition warning output pins (EMO)

The LV8729V is provided with the EMO pin which notifies the CPU of an unusual condition if the protection circuit operates by detecting an unusual condition of the IC. This pin is of the open-drain output type and when an unusual condition is detected, the EMO output is placed in the ON (EMO = Low) state.

Furthermore, the EMO pin is placed in the ON state when one of the following conditions occurs.

- 1. Shorting-to-power, shorting-to-ground, or shorting-to-load occurs at the output pin and the output short-circuit protection circuit is activated.
- 2. The IC junction temperature rises and the thermal protection circuit is activated.


Thermal shutdown function

The thermal shutdown circuit is incorporated and the output is turned off when junction temperature Tj exceeds 180°C and the abnormal state warning output is turned on. As the temperature falls by hysteresis, the output turned on again (automatic restoration).

The thermal shutdown circuit does not guarantee the protection of the final product because it operates when the temperature exceed the junction temperature of Tjmax=150°C.

 $TSD = 180^{\circ}C (typ)$ $\Delta TSD = 40^{\circ}C (typ)$

Application Circuit Example



The above sample application circuit is set to the following conditions:

- $^{\cdot}$ Output enable function fixed to the output state (OE = "H")
- \cdot Reset function fixed to the output state (RST = "H")
- · Chopping frequency : 55.5kHz (Cosc1 = 180pF)


The set current value is as follows :

 I_{OUT} = (Current setting reference voltage / 5) / 0.22Ω

Allowable power dissipation

• The pad on the backside of the IC functions as heatsink by soldering with the board. Since the heat-sink characteristics vary depends on board type, wiring and soldering, please perform evaluation with your board for confirmation.


Specified circuit board : 90mm x 90mm x 1.6mm, glass epoxy 2-layer board




Substrate Specifications (Substrate recommended for operation of LV8729V)

Size : 90mm × 90mm × 1.6mm (two-layer substrate [2S0P]) Material : Glass epoxy

Copper wiring density : L1 = 85% / L2 = 90%



L1 : Copper wiring pattern diagram



L2 : Copper wiring pattern diagram

Cautions

- 1) The data for the case with the Exposed Die-Pad substrate mounted shows the values when 90% or more of the Exposed Die-Pad is wet.
- 2) For the set design, employ the derating design with sufficient margin.

Stresses to be derated include the voltage, current, junction temperature, power loss, and mechanical stresses such as vibration, impact, and tension.

Accordingly, the design must ensure these stresses to be as low or small as possible.

The guideline for ordinary derating is shown below :

(1)Maximum value 80% or less for the voltage rating

(2)Maximum value 80% or less for the current rating


(3)Maximum value 80% or less for the temperature rating

3) After the set design, be sure to verify the design with the actual product.

Confirm the solder joint state and verify also the reliability of solder joint for the Exposed Die-Pad, etc. Any void or deterioration, if observed in the solder joint of these parts, causes deteriorated thermal conduction, possibly resulting in thermal destruction of IC.

Evaluation board

LV8729V (90mm x 90mm x 1.6mm, glass epoxy 2-layer board, with backside mounting)




Y Input

Bill of Materials for LV8729V Evaluation Board

Designator	Qty	Description	Value	Tol	Footprint	Manufacturer	Manufacturer Part Number	Substitution Allowed	Lead Free
C1	1	VM Bypass capacitor	10µF 50V	±20%		SUN Electronic Industries	50ME10HC	yes	yes
C2	1	VREG2 stabilization Capacitor	0.1µF 100V	±10%		murata	GRM188R72A104KA35D	yes	yes
C3	1	VREG1 stabilization Capacitor	0.1µF 100V	±10%		murata	GRM188R72A104KA35D	yes	yes
C4	1	Capacitor to set chopping frequency	180pF 50V	±5%		murata	GRM1882C1H181JA01	yes	yes
C5	1	Capacitor to set switching holding current	1500pF 50V	±5%		KOA	GRM1882C1H152J	yes	yes
R1	1	Channel 1 Output current detective Resistor	0.22Ω 1W	±5%		ROHM	MCR100JZHJLR22	yes	yes
R2	1	Channel 2 Output current detective Resistor	0.22Ω 1W	±5%		ROHM	MCR100JZHJLR22	yes	yes
R3	1	Pull-up Resistor for terminal EMO	47kΩ 1/10W	±5%		KOA	RK73B1JT473J	yes	yes
R5	1	Pull-up Resistor for terminal MO	47kΩ 1/10W	±5%		КОА	RK73B1JT473J	yes	yes
R7	1	VREF stabilization Capacitor	0.1µF 100V	±10%		murata	GRM188R72A104KA35D	yes	yes
IC1	1	Motor Driver			SSOP44K (275mil)	SANYO semiconductors	LV8729V	No	yes
SW1-SW8	8	Switch				MIYAMA	MS-621-A01	yes	yes
TP1-TP20	20	Test points				MAC8	ST-1-3	yes	yes


Evaluation board circuit



=55.5 [kHz]

Waveform of LV8729V evaluation board.


•Figure 30. Full Step VM=24V, VREF=1.5V, VDD=5V ST=H, OE=H, RST=H FR=L MD1=L, MD2=L, MD3=L STEP=300Hz (Duty 50%)



•Figure 32. 1/16 Step VM=24V , VREF=1.5V , VDD=5V ST=H , OE=H , RST=H FR=L MD1=L , MD2=L , MD3=H STEP=300Hz (Duty 50%)


50ms (1)	/div						STEP 5V/div
(2)						2	MONI 5V/div
-++++				 		 	
	<mark>(3</mark>)		Χ		Χ		lout1 1A/div
	X	(4)		Ý	••••		lout2 1A/div

•Figure 31. Half Step VM=24V , VREF=1.5V , VDD=5V ST=H , OE=H , RST=H FR=L MD1=H , MD2=L , MD3=L STEP=300Hz (Duty 50%)



STEP

•Figure 33. 1/128 Step VM=24V, VREF=1.5V, VDD=5V ST=H, OE=H, RST=H FR=L MD1=H, MD2=H, MD3=H STEP=1500Hz (Duty 50%)



Warning:

•Power supply connection terminal [VM, VM1, VM2]

- Make sure to short-circuit VM, VM1 and VM2.For controller supply voltage, the internal regulator voltage of VREG1 (typ 5V) is used.
- Make sure that supply voltage does not exceed the absolute MAX ratings under no circumstance. Noncompliance can be the cause of IC destruction and degradation.
- ✓ Caution is required for supply voltage because this IC performs switching.
- ✓ The bypass capacitor of the power supply should be close to the IC as much as possible to stabilize voltage. Also if you intend to use high current or back EMF is high, please augment enough capacitance.

•GND terminal [GND, PGND, Exposed Die-Pad]

- ✓ Since GND is the reference of the IC internal operation, make sure to connect to stable and the lowest possible potential. Since high current flows into PGND, connect it to one-point GND.
- The exposed die-pad is connected to the board frame of the IC. Therefore, do not connect it other than GND. Independent layout is preferable. If such layout is not feasible, please connect it to signal GND. Or if the area of GND and PGND is larger, you may connect the exposed die pad to the GND. (The independent connection of exposed die pad to PGND is not recommended.)

Internal power supply regulator terminal [VREG1]

- \checkmark VREG1 is the power supply for logic (typ 5V).
- ✓ When VM supply is powered and ST is "H", VREG1 operates.
- ✓ Please connect capacitor for stabilize VREG1. The recommendation value is 0.1µF.
- ✓ Since the voltage of VREG1 fluctuates, do not use it as reference voltage that requires accuracy.

Input terminal

- \checkmark The logic input pin incorporates pull-down resistor (100k Ω).
- ✓ When you set input pin to low voltage, please short it to GND because the input pin is vulnerable to noise.
- ✓ The input is TTL level (H: 2V or higher, L: 0.8V or lower).
- ✓ VREF pin is high impedance.

•OUT terminal [OUT1A, OUT1B, OUT2A, OUT2B]

- ✓ During chopping operation, the output voltage becomes equivalent to VM voltage, which can be the cause of noise. Caution is required for the pattern layout of output pin.
- ✓ The layout should be low impedance because driving current of motor flows into the output pin.
- ✓ Output voltage may boost due to back EMF. Make sure that the voltage does not exceed the absolute MAX ratings under no circumstance. Noncompliance can be the cause of IC destruction and degradation.

•Current sense resistor connection terminal [RF1, RF2]

- ✓ To perform constant current control, please connect resistor to RF pin.
- ✓ To perform saturation drive (without constant current control), please connect RF pin to GND.
- ✓ If RF pin is open, then short protector circuit operates. Therefore, please connect it to resistor or GND.
- The motor current flows into RF GND line. Therefore, please connect it to common GND line and low impedance line.

NC terminal

- \checkmark NC pin is not connected to the IC.
- ✓ If VM line and output line are wide enough in your layout, please use NC.

- Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.
- Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
- SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.
- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellectual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of June, 2011. Specifications and information herein are subject to change without notice.